# This Page Is Inserted by IFW Operations and is not a part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problems Mailbox.

## THIS PAGE BLANK (USPTO)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 0 805 460 A1

(12)

#### **EUROPEAN PATENT APPLICATION**

(43) Date of publication: 05.11.1997 Bulletin 1997/45

(51) Int CI.<sup>6</sup>: **G11C 29/00**, G06F 11/27, G01R 31/3187

(21) Application number: 97302975.4

(22) Date of filing: 30.04.1997

(84) Designated Contracting States: DE FR GB IT NL

(30) Priority: 30.04.1996 US 16516

(71) Applicant: TEXAS INSTRUMENTS INCORPORATED
Dallas Texas 75265 (US)

(72) Inventors:Hii, Kuong HuaSingapore 809690 (SG)

Powell, Theo J.
 Dallas, Texas 75428 (US)

Cline, Danny R.
 Dallas, Texas 75904 (US)


(74) Representative:


Legg, Cyrus James Grahame et al ABEL & IMRAY, Northumberland House, 303-306 High Holborn London WC1V 7LH (GB)

#### (54) Integrated circuit having a built-in selft-test arrangement

(57) An integrated circuit has a built-in self-test (BIST) arrangement (60). The built-in self-test arrangement includes a read only memory (ROM), (140) that stores test algorithm instructions. A ROM logic circuit (410) receives an instruction read from the read only

memory and produces a group of output signals dependent upon the instruction. A BIST register 420 receives and stores the group of output signals from the logic circuit for controlling self-test of the integrated cir-





#### Description

5

10

15

25

30

35

45

50

#### FIELD OF THE INVENTION

This invention relates to the field of integrated circuit memory devices, and more particularly to a built-in self-test (BIST) arrangement for an integrated circuit memory device.

#### BACKGROUND OF THE INVENTION

In conventional testing of memory devices, a tester is used to supply the control signals such as RAS, CAS and WE, address signals, such as Ao-An, and data to the device under test. Outputs from the device under test are sampled by the tester to determine whether the device passes or fails. Testing of memories requires longer test times, as device density increases. This results in escalating test cost. As the capacity of integrated circuit memory devices increases to 256 Mbits and above, testing time per device becomes a major component of cost of integrated circuit memory devices.

One way to test integrated circuit memory devices in less time per device is to apply a single test data bit to several cells concurrently by multiplexing the single bit to the several cells in parallel. Some failures, however, cannot be screened unless a single cell is accessed at a time. With limited parallelism, i.e., a number of units being tested simultaneously, high test time also translates into a long manufacturing cycle time. Testing of one batch of memory devices requires most of the other devices to be waiting in queue to be tested while some of the memory devices are actually undergoing functional test. One solution would be to get more testers, but this is not practical as it involves even higher cost. The time to deliver a batch of tested memory devices to a customer increases as a result. Another solution is to apply the test from the testers in parallel to the devices under test. The problem with this solution is that the parallel leads occasionally cause good devices to fail because of cross talk among the parallel leads.

Thus there is a problem in finding some way to efficiently test large capacity memory devices without requiring an enormous amount of time on a test per memory device.

#### SUMMARY OF THE INVENTION

This problem and others are resolved by an integrated circuit which has a built-in self-test (BIST) arrangement. The built-in self-test arrangement includes a read only memory that stores test algorithm instructions. A logic circuit, receives an instruction read from the read only memory and produces a group of output signals dependent upon the instruction. A BIST register receives and stores the group of output signals from the logic circuit for controlling self-test of the integrated circuit. A pass/fail comparator circuit compares expected data bits with data bits written into and read from a memory array to determine whether the integrate circuit passes or fails the test.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will now be further described, by way of example, with reference to the accompanying drawings in which:

FIGS. 1-4 present a block diagram of an integrated circuit memory device arranged with built-in self-test circuitry in accordance with the present invention;

- FIG. 5 shows a preferred arrangement of the integrated circuit memory devices of FIGS. 1-4;
- FIG. 6 shows a plurality of devices mounted for concurrent testing;
- FIG. 7 is a logic schematic of a test enabled shift register for BIST operation;
- FIG. 8 is a block diagram of an address control circuit for the BIST arrangement;
- FIGS. 9-12 are logic schematics used in the address control circuit of FIG. 8;
- 55 FIGS. 13A-13C are schematic diagrams showing the operation of the address buffer of the memory device;
  - FIG. 14 is a logic diagram of a BIST detector circuit;

	FIG. 15 is a timing diagram showing operating conditions of the detector circuit of FIG. 14;
	FIGS. 16-21 are logic schematics of BIST address register circuits;
5	FIG. 22 is a logic schematic of a BIST clock generator circuit;
	FIG. 23 is a table showing the register positions for storing data representing what test operations should be enabled to run or not enabled to run for a specific self-test;
10	FIGS. 24 and 25 show a logic schematic of a BIST program control circuit that includes a program counter;
	FIG. 26 is a logic schematic of the BIST ROM decoder;
15	FIG. 27 is a schematic diagram of a BIST ROM for storing test algorithm instructions;
15	FIG. 28 is a table of data stored in the BIST ROM for determining the operating sequences for several DRAM tests that can be run;
20	FIG. 29 is a table showing functions of bit stored in separate columns of the BIST ROM;
20	FIGS. 30 and 31 are logic schematics for an exemplary ROM logic circuit;
	FIG. 31 is a logic schematic for a ROM logic circuit;
25	FIG. 32 is table of VHDL language description of a Pass/Fail comparator;
	FIG. 33 is a truth table and definitions;
30	FIG. 33a shows a schematic of the BIST Internal Refresh Bit;
	FIG. 34 shows a schematic of the Internal Refresh Oscillator;
	FIG. 35 shows a schematic of the Address Reset Circuitry Sheetl;
35	FIG. 36 shows a schematic of the Address Reset Circuitry Sheet2;
	FIG. 37 shows a schematic of the Column Counter;
40	FIG. 38 shows a schematic of the 10 Bit Counter "A";
	FIG. 39 shows a schematic of the 10 Bit Counter "8";
	FIG. 40 shows a schematic of the Control ROM;
45	FIG. 41 shows a schematic of a Data Multiplexer (MUX),
	FIG. 42 shows a schematic of the Data Multiplexer (MUX);
50	FIG. 43 shows a schematic of Compare Circuitry;
	FIG. 44 shows a schematic of Pass Fail detection circuitry;
	FIG. 45 shows a schematic of the Refresh Counter;
55	FIG. 46 shows a schematic of the Row Counter;
	FIG. 47 shows a schematic of the Timing Generator Sheet 1;

	FIG. 48 shows a schematic of the Timing Generator Sheet 2;
	FIG. 49 shows a schematic of the Timing Generator Sheet 3;
5	FIG. 50 shows a schematic of the Timing Generator Sheet 4;
	FIG. 51 shows a schematic of the full BIST logic;
10	FIG. 52 shows a schematic of the full BIST functional logic;
70	FIG. 53 shows a schematic of the ROM Driver logic;
	FIG. 54 shows a schematic of the Address Reset Enable;
15	FIG. 55 shows a schematic of the Row Counter;
	FIG. 56 shows a schematic of the Column Counter;
20	FIG. 57 shows a schematic of the Refresh Counter;
20	FIG. 58 shows a schematic of the 10 bit Counter "A";
	FIG. 59 shows a schematic of the 10 bit Counter "B";
25	FIG. 60 shows a diagram of the BIST block and Interface;
	FIG. 61 shows a diagram of the BIST layout location;
30	FIG. 62 shows a diagram Algorithms and Timing sets;
50	FIG. 63 shows a diagram the entry/exit state transitions;
•	FIG. 64 shows a timing diagram;
35	FIG. 65 shows a diagram of the pin out and key signals for BIST;
•	FIG. 66 shows a table for clock multiplexing,
40 .	FIG. 67 shows a diagram the ROM Memory Map;
	FIG. 68 shows a timing diagram for array access and program control;
	FIG. 69 shows a timing diagram;
45	FIG. 70 shows a block diagram of the ROM interface;
٠.	FIG. 71 shows a diagram of the Instruction Timing;
50	FIG. 72 shows a diagram of the control words;
	FIG. 73 shows a table of the timing sets;
	FIG. 74 shows a diagram of the Timing Generator;
55	FIG. 75 shows a diagram of the Timing Sets;
	FIG. 70 shows a dispusar of the Multipleyor:

- FIG. 77 shows a diagram of the DUT (Device Under Test) Timing;
- FIG. 78 shows a diagram of the Address Control Bits for entry and test control;
- FIG. 79 shows a diagram of the DQ (Data/Output) multiplexing;
- FIG. 80 shows a diagram of the address range selection;
- FIG. 81 shows a diagram of the ROM programming schematic, option low;
- FIG. 82 shows a diagram of the ROM programming schematic, option high; and
- FIG. 83 shows a diagram of the Multiplexing Circuits.

#### DETAILED DESCRIPTION

10

15

20

25

30

35

45

50

Referring now to FIGS. 1-4, there is shown the block diagram of an integrated circuit dynamic random access memory device 50 including a built-in self-test (BIST) arrangement 60. The device 50 is designed to operate as a synchronous random access memory during normal operation. Alternatively the built-in self-test arrangement operates in a distinctive self-test mode at times while the device 50 is not operating in the normal mode. The built-in self-test arrangement is designed such that all the test signals are generated internally to a device, and the arrangement only takes a simple setup to get the device into a self-test mode to perform a self test. With the simple setup up, the built-in self-test arrangement performs a memory self-test in a cost effective procedure. The arrangement also allows many devices to be tested in parallel without being limited by tester resources.

While the device 50 operates in the normal mode, it operates like a well-known synchronous dynamic random access memory device. Row and column addresses produced by a digital processor, such as a microprocessor, are time multiplexed by way of the address bus A0-A13 into an address buffer 100 until control signals RAS and CAS, respectively, which load them. Thereafter they are decoded either by the row decoder 200 or the column decoder 210. The control signals RAS and CAS also are produced by the digital processor, which is not shown.

Depending upon the state of the write enable signal WE\_from the digital processor, data is either written into or read out from storage cells located in the banks of the memory array 220. Data, to be written into the banks of the memory array 220, is applied to the device 50 by way of a data bus DQ0-DQ31. This incoming data is buffered in a data buffer circuit 230 and forwarded by way of an internal data bus 240 to the memory array 220 where it is stored until it is written over or until it is no longer refreshed at specified intervals. While data is stored in the memory array 220, that data can be addressed and read out of the array 220 through the internal data bus 240 and the data buffer 230 to the data bus DQ0-DQ31. This data bus DQ0-DQ31 typically is connected to the data receiving and sending terminals of a digital processor, such as a microprocessor that is not shown.

Because the memory device 50 is a synchronous dynamic random access memory, a system clock signal CLK is applied to the device from an external source for synchronizing its operation with the digital processor, peripheral devices, and control circuitry that are connected in a system. The system clock is the clock which controls operation of the digital processor. The clock signal CLK is applied to a clock buffer 110, which outputs an internal clock signal CLK for operating the memory array 220 during normal operation. This internal clock signal CLK controls operation of address decoding, writing data to the memory array, and reading data out of the memory array during such normal synchronous memory operations.

The control signals RAS, CAS, and WE, which are applied to the memory device 50 from the digital processor, are applied to a control signal buffer 120. During normal mode operation, these control signals pass through the control buffer 120 and a control bus 125 to the main control unit 130 of the memory array 220. At the memory array 220 during normal operation, these control signals RAS, CAS, and WE together with the internal system clock signal CLK control operations of the array 220, as previously described.

Normal mode operation and self-test mode operation are two separate and distinct operations of the memory device 50. Those two modes occur alternatively. Thus while the device 50 operates in its normal mode it is not able to inadvertently go into its self-test mode. Also while it is in its active self-test mode, it cannot inadvertently go into its normal mode. These are conditions that are imposed upon the operation of the device 50 by the built-in self-test arrangement 60 to be described.

As just mentioned, the self-test mode of operation is different from the normal mode of operation. Self-test mode is entered only upon power up of the memory device 50. Special signal conditions are applied at that time to put the device 50 into the self-test mode.

In this proposed BIST scheme, only DC signals are needed external to the device to enter the self-test mode and

to actually proceed through the self-test. The following types of external DC signals are supplied:

- a) An overvoltage on one of the multiplexed address pins (e.g., pin A4.)
- b) A switch on CS\_ which allows both a '0' and a '1' to be connected to it.
- c) A logic level of '0' or a '1' on the rest of the address pins for tests and options selections.
- d) Pass, fail detection on one of the output pins.

5

10

15

20 -

30

35

40

50

55

e) An output detector pin to identify completion of the self-test operations.

With the above set up, only DC signals are involved. No complex timing is needed. Thus there is no need to be concerned with signal quality. The signal quality to the device is always good since the signals are DC. Multiple devices can be put on a BIST board and self tested simultaneously. Test cycle time can be reduced per device since BIST can be applied to all devices on the BIST board in parallel.

FIG. 6 shows an arrangement for mounting several integrated circuit devices which are interconnected in parallel so that they all can be set up at once for self-test. Once set up the self-test can be run concurrently on some of or all of the devices.

While in self test operations, BIST circuits take over control of all the signals such as CLK, RAS\_, CAS\_, WE\_, the address bits, and the data bits. For example, a BIST address bit B\_Ax is generated by the BIST circuits. During a self-test operation, the BIST address bits replace the externally generated address bits Ax. The BIST address bits B Ax interface with the main circuit right out of the address buffer.

During normal mode operation, the BIST address bits B\_Ax are not generated and are-ignored. During power up, if a BIST request is detected, the address lines are used to bring in information into the BIST arrangement. Referring now to FIG. 7, a test enabled shift register 330 receives and stores data that determines whether or not specific tests are enabled. The data are stored in the shift register at the right-hand side of FIG. 3. During active self-test mode, BIST generated address signals are used for operating the device and externally applied address signals Ax are ignored.

Referring now to FIG. 8 there is a block diagram of a BIST address control circuit 65 that controls generation of array addresses during an active self-test operation. FIGS. 9, 10, 11 and 12 are logic schematics of circuits included within the address control circuit 65 of FIG. 8.

The BIST signals interface with the main circuit as close to the buffer as possible to ensure that they closely simulate conventional test conditions. This will allow the BIST circuits to test as much of the memory device circuitry as possible.

FIGS. 13A\_13C show the interface between BIST generated signals and the main devices. The main function of the BIST generated signals is to replace the external signals that the memory device receives. Thus at the BIST interface there is a multiplex circuit which chooses between the BIST generated signals B-Ax and the external signals Ax from outside. The address lines are being used for multiple purposes, besides the above two cases, they are also used in power up to bring information into the BIST circuit, as illustrated in Figure 13B. Control signals B\_PADDIS and B\_IN\_EN, generated by the self-test arrangement control how the multiplexer operates at anytime.

The address bus A0-A13 of FIG. 1 is used for applying the special signal conditions for the self-test mode during and after power up.. An overvoltage signal is applied by way of one lead of the address bus A0-A13 to a BIST detector circuit 300, which responds to the overvoltage condition by putting itself in a standby self-test condition. In this description the address lead A4 is used as an exemplary over voltage lead. While the BIST detector circuit 300 remains in its standby condition, it allows the built-in self-test arrangement to prepare for testing by accumulating information about a specific test to be run. Typically the specific test will be selected from a large group of tests which might be run. The built-in self-test arrangement will remain in the self-test standby condition until another input signal is applied. Meanwhile data can be written into or read out of the memory array 220, as if it were in the normal mode because the built-in self-test arrangement 60 is in standby rather than in active self-test mode.

The self-test arrangement 60 is put into the active self-test mode from standby by applying a high level signal CS\_ by way of a lead 135 to the BIST detector circuit 300. The built-in self-test arrangement 60 and the memory device 50 will operate in the active self-test mode as long as the signal CS\_ remains at the high level and then return to normal operation when the signal CS\_ goes to its low level.

Referring now to FIG. 14, the BIST detector circuit 300 includes input terminals 301, 135, and 303 for receiving, respectively, a signal VUPB, an over voltage signal A4 from the lead of the address bus A0-A13, and the control signal CS\_. An output lead 304 carries a built-in self-test enable signal BIST EN that indicates when the device 50 is operating in its self-test mode. The BIST detector circuit 300 detects a BIST request during power up only. To detect a BIST request requires an overvoltage to be detected at power up and the signal CS\_ having a value of '0' at that time. When the circuit 300 detects these two conditions at power up, the chip goes into a BIST standby mode. While the circuit 300 is in BIST standby mode and the signal CS\_ goes high, the circuit 300 enters the self-test active mode.

FIG. 15 presents the timing diagram for the operation of the BIST detector circuit 300 of FIG. 14. Several key signals are presented in FIG. 15 together with their interdependency. It is noted that all of the signals applied to the

BIST detector circuit 300 are fundamentally voltage levels. As will be demonstrated subsequently herein, no external fluctuating control signals need to be applied to the memory device 50 during the active self-test mode. All signals for performing the repertoire of tests are produced by the built-in self-test arrangement 60 on the device 50.

A more detailed description of the arrangement and operation of the BIST detector circuit 300 is presented in a co-pending patent application, Serial No. . (TI-22640) which was filed concurrently herewith. In that patent application, the BIST detector circuit 300 is referred to as an entry and exit control circuit. The subject matter of that patent application is incorporated herein by reference thereto.

Two signals, A4 and control signal CS\_ are multiplexed for built-in self-test entry. The signal A4, or any other address bit, is multiplexed as an overvoltage. Control signal CS\_ is used for timing BIST entry and EXIT. A BIST request is detected if an overvoltage is detected and the control signal CS\_ is low when the device is being powered up. If an overvoltage is detected at the falling edge of VUPB, the device will go into BIST standby mode. The device will only go into BIST active mode if the control signal CS\_ is subsequently pulled high. This will allow full control of the time to enter the BIST active mode. During BIST operation, if CS\_ is pulled low, the device will exit BIST immediately. Normal operation occurs when CS\_ is low. This prevents the BIST active mode from occurring during normal mode operation.

10

15

25

50

55

In BIST standby mode, the device can operate as if it were in normal mode. Note that the control signal CS\_behaves normally while the device is operating in normal mode. It is only in the BIST mode that the control signal CS\_function differently. Design for test (DFT) modes can be executed when device is in BIST standby mode. One of the ways to use DFT mode while in BIST standby is to have the address range mode load start and stop addresses before the BIST active mode operation.

Referring now to FIGS. 16-21, there are address range registers for storing address information used during self-test operations. When a BIST request is detected, an internal signal B\_SR\_LOAD is generated to load in the information located on the address lines except the address for the overvoltage signal on lead A4. The information loaded in contains two sets of information. Test selection data on the address leads A0-A3, A5-A10 determine whether or not each specific test is to be run in BIST active mode. Secondly, BIST operation options such as internal external clock option, full/sub array option, enable disable output option.

In FIG. 3, there is shown a BIST oscillator circuit 310 that includes an arrangement for generating a continuously repetitive clock signal B\_CLK which is used to produce a group of specific clock signals for controlling different parts of the built-in self-test operation.

FIG. 22 is a logic schematic of a BIST clock generator circuit 350 of FIG. 3. It derives BIST clock signals B\_CLK\_A, B\_CLK\_B, and B\_CLK\_C.

Upon entering the active self-test mode, the clock signal B\_CLK is applied to the clock buffer circuit 110 of FIG. 1 for taking over control of the clock buffer circuit 110, which thereafter during the active self-test mode produces the clock signal B CLK to control access to and the operations of the memory array 220, as well as parts of the built-in self-test arrangement 60. Initially data from the address buffer 100 is transferred by way of an internal address bus 140 to an enabled tests circuit 330 in FIG. 3. Exemplary circuit 330 is a shift register arrangement that stores data identifying a specific test, or a group of tests to be run during the relevant active self-test mode. This data may be, for example, a high level for each test to be run and a low level for each test that is not to be run. Once the selected test data is stored in the enabled tests circuit 330, a group of addresses may be stored in the address range registers 340.

Referring now to FIG.23, there is shown a diagram of the information that is stored in the enabled test circuit 330. In FIG.23, the address bits positions A0-A3, respectively, represent the gross test, the pause test, X march and Y march. Address bit positions A5-A10, respectively, represent short disturb, long disturb, page disturb, burn in, write one row, and read one column. Address bit position All and bank addresses BA0 and BA1, respectively, represent output enable, sub array option, and internal clock/external clock selection.

A clock is needed for the BIST operation. BIST circuit has an internal oscillator which provides this clock with a fixed frequency. There is an external clock option built in for engineering and debug purposes which allows the clock frequency to be varied if needed. The decision to use an external or internal clock is loaded in when a BIST request is detected during power up.

The previously mentioned address range registers 340 include a group of four registers which receive and store, respectively, row and column addresses which determine start and stop addresses in the memory array 220 where the test or tests should commence and end. Such addresses are used at the discretion of the person responsible for testing the device 50. A default condition runs the tests throughout the entire memory starting at row address 0 and column address 0. Thus the address range registers 340 are reset to zero when the device 50 is initially put into the active self-test mode. Thereafter the range addresses may be stored if desired during a DFT mode load operation.

During prototype debug on any early production chip, it is unlikely that a complete array will work correctly. Under such circumstances, the BIST test will always fail since there will always be some cells which do not work and will cause failure of the BIST tests. This means that the BIST logic cannot be completely checked out since there will never be an application of BIST which permits the BIST logic to return a "PASS" signal until a completely good part is manufactured. A second problem occurs during debug of the chip. If the BIST is limited to the complete array test, it cannot

be used to target a subset of the array as an aid for debug.

25

30

35

50

Sub array testing permits the starting address to be any location and the ending address to be any location and they can be loaded into the BIST address range registers via a DFT mode. The BIST testing is applied between the starting and ending locations including one address location of the starting address is the same as the ending location. The address ranges can be changed each time prior to BIST application thereby permitting the BIST to be applied to islands to fault free areas through repeated testing.

Referring now to FIGS. 24 and 25, there is shown a program control circuit that includes a program counter 360. The BIST program counter 360 is included in the built-in self-test arrangement 60 for controlling test sequences. Upon initiation of the active self-test mode, the BIST program counter 360 is reset by a signal B RESET to its zero state. This is a sequential logic arrangement in which its current state, in combination with the state of data furnished by a BIST ROM register determines the next state of the BIST program counter 360. The state changes in response to a clock signal B CLK B applied from the clock generator 350.

FIG. 26 is a logic schematic for a BIST ROM address decoder 370, shown in FIG.3. The state of the BIST program counter 360 is represented by a group of binary signals that are applied by way of a bus 361 to the input of the BIST ROM address decoder 370. The group of input binary signals are decoded into a 1 out of 64 code for selecting a row of data from the BIST ROM 400.

FIG. 27 shows the schematic layout of an sixty-four word by twelve bit BIST ROM 400 of FIG.4. The BIST ROM 400 is a sixty-four row read only memory that stores sequences of instructions for controlling several different test routines used to determine the operability of the memory array 220. The proposed BIST scheme has ten algorithms stored in a ROM: Each algorithm is typically made up of a series of instructions. The ten algorithms take up sixty-four ROM words and each ROM word has twelve bits. Each row address applied to the BIST ROM 400, accesses a row of data stored therein in response to a clock signal B CLK.

The first instruction in an algorithm is an instruction to determine if that test is being enabled. Whether the test is enabled or not is decided at power up when test selection information is loaded into the test enabled register. All or any subset of tests can be selected. A block of test code is skipped if a '0' logical value is loaded in the corresponding tests enabled register.

For most algorithms, the last instruction in an algorithm tests for 'inverted pattern'. In a typical test, two data patterns ('0' and '1') need to be performed. This means each test is executed twice, once for each pattern. This instruction looks at a register to determine if the current test is executing the normal pattern (pattern '0'). If it is, then the program counter will jump to the start of the test and repeat the test with an inverted pattern. If the instruction determines that it is executing an inverted pattern, it will simple increment the program counter by 1 and move on to the next test since both data patterns have already been executed.

Referring now to FIG.28, there is shown the table of data stored in the BIST ROM 400. In the left-hand column is the list of names of ten algorithms which represent the tests which may be selected to be run plus an instruction that all tests have been completed.

The first algorithm GROSS is for running a gross test. There are four rows of data, each representing one instruction for the gross test. Addresses for the instructions are shown in hexadecimal code in the second column from the left. The right-hand column presents the mnemonic name for each instruction. The main block of the table presents the data which is stored in the BIST ROM 400. There are twelve columns of data in the table. In the table, there is a bold horizontal line setting off the beginning and ending addresses of each algorithm. Thus there is a bold line below the address hex 3 which is the fourth instruction in the algorithm GROSS.

The four instructions in the algorithm GROSS are jump not test enable (jnte) to pause, write all cells zero, read all cells with expected data zero, and invert data and jump if not previously inverted (divnj). The Z1 is the label at which to jump.

Referring now to FIG. 29, there are two major types of instructions. The first type is the program control instruction. This type of instruction deals with the flow of the program. The program control instruction are introduced to control BIST operation. The second type is the array access instruction which control how the cells of the array are to be accessed and written to and/or read from. They are basically the same type of instruction usually found on a tester which are translated into BIST ROM format. An instruction that reads back a pattern from the array (220) is an example of a array access instruction.

The instruction is divided into two parts. The first six bits of an instruction defines the actions to be taken and the last six bits is the data associated with the instruction.

For an array access instruction such as read whole array, the first six bits define the type of array access, whether it is a write or a read or both, whether the full array, only the rows, or the columns are accessed. To read from the whole array, Read (bitll), X(bit9) and Y(bit8) are set to 1. The last six bits of the instruction provides information on how the whole array is read including the timing sets to be used (Tset0, Tset1), the data values (ED) and pattern () and whether the address is to be incremented or decremented.

For a program control instruction such as the 'test enable' instruction. The four most significant bits are '0', Bit7

and Bit6 determines the program control type. The last six bits provides the address to be jumped to if indeed the decision is made to jump.

There is an unconditional jump instruction. '110011' for the most significant 6 bits, and the address to jump to for the 6 least significant bits.

The last instruction in the ROM, see FIG 28, is an idle instruction to signal the end of BIST operation. The last six bits of this instruction holds the revision number of the current 256M.

5

15

30

35

40

50

There are many possible combinations of instructions that can be programmed with the current circuits. If a new algorithm is needed for a BIST operation. It can be included by simply reprogramming the ROM. Combinations of options available to make up an instruction are as follows:

Timing sets	Access mode	Addressing	Array size	'0' or '1'	Data Pattern
TSETA	READ	INC	FULLA	PATTERN0	CKBD .
TSETB	WRITE	DEC	ROW	PATTERN1	ALTERNATE
TSETC	RMW		COL		

Referring now to FIGS. 30 and 31, there is shown logic schematics for a ROM logic circuit 410. As each of the instructions is read out of the BIST ROM 400, the data is applied to the input of the ROM logic circuit 410, which is a combinational logic circuit that decodes the twelve bits of data of each instruction word. Output signals from the ROM logic circuit 410 are applied to the data inputs of a ROM register circuit 420 where the data are stored for the duration required to complete execution of the instruction.

When the built-in self-test arrangement 60 is put into the active self-test mode, the BIST program counter 360 is reset. This initial state of the program counter 360 is decoded through BIST ROM address decoder 370 to produce a row address signal for the BIST ROM 400. After the row address is applied and in response to a clock signal, the data from the selected row of the BIST ROM 400 is read out. All of the data read out from the selected row is applied to the input of the ROM logic circuit 410.

FIGS. 30 and 31 present an exemplary logic schematic diagram of the ROM logic circuit 410 that performs desired combinational logic functions on the row of data applied from the selected row of the BIST ROM 400. The circuit 410 produces a group of output signals resulting from logical processing through the circuit 410. This group of output signals from the circuit are applied in parallel to and are stored in the ROM register 420, which is arranged to forward them by way of a BIST data bus 421 to the pass/fail comparator circuit 430, by way of a group of leads 422 to the BIST timing generator 440, and by way of a program counter input bus 423 to the BIST program counter 360.

Referring now to FIG. 31, there is shown a logic schematic of an exemplary ROM register circuit 420. The data applied onto the program counter input bus 423 is accepted by the program counter 360 only when a program control instruction is being executed. Data applied to the BIST timing generator controls generation of self-lest signals, such as B\_RAS\_, B\_CAS\_ and B\_WE\_, which perform the functions of their similarly named control signals RAS\_, CAS\_, and WE\_, used by a microprocessor to access the memory during normal operation. Signals, applied by way of the BIST data bus 421 to the pass/fail comparator circuit 430, include memory access instructions and a data bit.

FIG. 44 presents the logic schematic diagram of an exemplary pass/fail circuit 430 that can be used in the built-in self-test arrangement 60. The pass/fail circuit 430 is responsive to control signals and a data bit received by way of the BIST data bus 421 from the ROM register 420 to produce a sequence of groups of data signals to be written into at least one bank of the memory array 220 in response to a write instruction from the BIST ROM 400. Pass/fail circuit 430 also receives control signals and a data bit by way of the BIST data bus 421 and read out data on a DQ bus 431 from the memory array 60, in response to a read instruction. In this instance, the data bit from the BIST data bus 421 is processed to agree with the state of a prior-existing data bit that was written into the array location/locations from which the data on the DQ bus 431 is read. The processed data bit is referred to as an expected data bit. This expected data bit is compared with the data read from the memory array 60 and the result of the comparison is a Pass signal if the compared data are equal and is a Fail signal if the compared data are not equal. The Pass signal, indicating that the circuits traversed by the written in and read out data and the storage cell are operating correctly, is a low level signal. A Fail signal, indicating that some part of the circuits traversed by the written in and read out data or the storage cell is malfunctioning, is a high level signal.

A Fail signal is transmitted by way of a lead B\_Pass/Fail to a PF register 432 where it is stored. Subsequently the stored Fail signal can be conveyed through a DQ buffer circuit 230 to an external pad of the memory device. PF register 432 is reset upon entry of the active self-test mode. Pass signals are ignored and in effect discarded because they are a low level and the PF register is reset to begin the test operation. An assumption is made that the device is operable. So a single test failure is the only information of importance to be retained.

Referring to FIG. 32, a VHDL language description of the Pass/Fail comparator is shown. VHDL language is a

standard language for describing logic circuits used by designers today. Using signal CKBDI for checker board data, B\_ALTERNATE for alternate data, B\_RDATA for expected data (ED) and B\_WDATA for write data (DAT), the data which is expected to write and to compare the read data is calculated. The read data is compared to the calculated expected data to determine if the test passed or failed.

Referring to FIG. 33, the functional table is given. The 32 bits of the array 220 compressed to 4 data bits using 8 DQ lines. The compression table is shown in FIG. 33. B\_PF\_ results gives the pass or fail depending on the corresponding values shown in the table.

Build in Self Test (BIST)

10.00 Overview of BIST

10

15

25

30

35

45

50

55

In memory functional testing, various algorithms are used to test a device. Tester are normally used to generate test signals, which represent the test algorithms, to the device. The outputs of the device are then sampled by the tester to determine pass or fail. For very high density memory devices such as 256M SDRAM, test time is expected to be very high thus making it not practical or cost efficient to do all functional testing on a tester. Build In Self Test (BIST) circuits are designed to replace the testers. The role of BIST circuits (Fig 51,52) is to generate all the test signals associated with the test algorithms internal to the device. Instead of using a tester, a device under test will power up in BIST mode, if certain voltage conditions are satisfied, and test itself. In BIST mode, BIST generated signals takes control of control signals such as RAS and CAS as well as all the addresses and data.

Advantage of BIST: Test Cost savings.

The build In self circuit is made up of the following (Fig.60):

Oscillator with a 50Mhz frequency
Overvoltage detector on A4
64 word X 12 Bit ROM
6 Bit Program counter
6 to 64 decoder
14 bit X register, 9 bit Y register and 14 bit refresh register
Timing generators
Address range counters
Shift register for storage of enabled test algorithms
Internal pattern data generator
Pass fail compare circuits
Output multiplexer.

BIST circuit takes up 1.9mm<sup>2</sup> in silicon area and occupies about 0.5% of the total chip area. It is located at the right most end of the chip, critical speed interface logic such as the address interface is placed near the speed path to avoid slowing down the normal operation. Control logic, ROM and various other BIST logic is placed on the end of the chip where silicon area is lower priority than in the center or intersection areas of the chip (Fig 61):

10 algorithms were implemented in the 256M BIST scheme, Summary for them are show (Fig 62)

Behavior for BIST circuits has been described in VHDL code and simulated using QVHDLsim. ALL BIST circuits except for the oscillator, over voltage detector and ROM were synthesized using Autologic 2.

10.01 BIST Entry and Exit

BIST Entry and Exit scheme is designed to satisfy the following requirements.

- Simple Entry and Exit sequence with no timing required in order for BIST to operate with low cost BIST boards.
- 2. No inadvertent BIST entry.
- 3. Ability to alternate between Normal and BIST mode for read and write for testing BIST circuit operation.

It is important to have a simple entry and exit sequence so that BIST operation can be done on a simple BIST board with very high parallelism without having to worry about signal quality.

BIST Entry:

To do this, BIST entry is designed such that only DC signal is needed. To get into BIST, all that is needed is an overvoltage on A4 and low on CS during power up ( and high or low on other pins depending the options chosen). This will put the device into a BIST standby mode (Fig 63).

While in standby mode the device will operate as if it is in normal mode and it can perform read, write and regular MRS or even DFT commands.

A rising edge on the CS pin will start the BIST operation while device is in BIST standby mode.

It is important to have a delay from overvoltage detection to actually starting BIST operation because it gives the user the opportunity to start the BIST operation at a time suitable to him.

It allows the user to use a DFT mode to set the address range, for example or giving the device enough time to settle down to a steady state before BIST operation began. It will also allow the user to write a row in normal mode and later enter BIST to read back the data in the array in BIST mode (or vice versa) to check BIST circuit functionality.

BIST Exit:

10

15

25

35

40

45

50

55

A falling edge of CS will exit all BIST operation unconditionally and the only way to get back into BIST mode is to power down and then power up again with overvoltage.

It is also imperative to prevent inadvertent BIST entry. To achieve this, overvoltage can only be detected at power up at the falling edge of VUPB. It cannot be detected at any other time. This and the CS interlock during power up gives the device only one chance to go into BIST standby mode. This minimizes the chance of inadvertent BIST entry during device operation.

When an overvoltage is detected at A4, it generates a B\_SR\_LOAD pulse. This pulse loads the information available on the otherI3 addresses into a shift register. These contain the information on which tests are to be executed while in BIST as well as information for clock option, array size option and output enable option. Details on these can be found in B\_SHIFT block.

The Entry and Exit timing sequence for BIST operation is summarized here (Fig 64):

An example of a power up setup is on an example pinout (Fig 65).

30 10.1 BOV

INPUTS: B\_OVDETECT, B\_DONE, TLBADDRNG, PBCSB\_BIST, VUPB

OUTPUTS: B\_SR\_LOAD, B\_IN\_EN, B\_EXTCLK, B\_PADDIS BIST\_EN

BIST\_MCEN

# OF CIRCUITS: 1/chip

LOCATION: right side of chip

The function of this circuit is to detect overvoltage during power up. It does not detect overvoltage at any other time. During power up, at the falling edge of VUPB, a pulse VUPBN which gives about 16ns to charge up B\_OVERDETECT is generated. The falling edge of VUPBN will set the overvoltage latch OVLATCHB to low if B\_OVERDETECT is a high and if PBCSB\_BIST is low. A low on OVLATCHB signals the detection of overvoltage and entry to BIST standby mode.

During the BIST standby mode, if PBCSB\_BIST subsequently goes high, BIST\_EN will go high to signal the start of BIST operation. A high to low transition of PBCSB\_BIST will reset the overvoltage latch and set OVLATCHB to high. It also brings BIST\_EN to low signaling BIST exit.

If there is no overvoltage detected during power up, B\_OVERDETECT will be low and it will not get into BIST standby mode.

If overvoltage is detected at power up and OVLATCHB latch is set at power up, B\_SR\_LOAD pulse is generated to load the information on the address lines into a shift register. This information determines which test will be performed in BIST mode.

B\_PADDIS and B\_IN\_EN are used to control the multiplexing of BIST signals and external signals. In normal operation, external signals are used. This is the normal mode in which the device operates in.

If overvoltage is detected at power up and the device is ready for BIST operation, B\_IN\_EN will be set to high to allow address signals to get to BIST circuits. In TLBADDRNG DFT mode, where the start and stop addresses are loaded into the BIST circuit, B\_IN\_EN is also high.

In BIST operation, external signals are ignored and BIST signals ( B\_ADDRx ) are used.

B\_EXTCLK is used to bring in the external clock signal to the BIST circuits for two purposes. The external clock is needed for the external clock option. It is also needed during the DFT mode to load in the address range (TLBADDRNG)

10.2 BOVBIAS

INPUTS ESDA4, VUPB
OUTPUTS B\_OVDETECT
# OF CIRCUITS 1/chip
LOCATION right corner

BOVBIAS is the overvoltage detector. Node OV will be charged up if there is an overvoltage condition on ESDA4 after VUPB goes low. This will set B\_OVDETECT to high. A voltage higher than 5.2V on ESDA4 is sufficient for an overvoltage to be detected.

10.3 BIROSC (Fig 34)

20

25

30

35

40

45

5

10

INPUTS PB\_CLKBIST, BIST\_EN, MD\_SLFR, B\_CLKMUX
OUTPUTS B\_IRCLK, BCLK\_EN, B\_CLK
# OF CIRCUITS 1/chip
LOCATION right corner of chip

The BIROSC is the primary oscillator that generates the clock signal for all BIST operation. It is a dual mode oscillator circuit. In BIST mode (when BIST\_EN is high). It operates in the high frequency mode and provides B\_CLK to the BIST circuit to synchronously control BIST operation. In normal mode (when BIST\_EN) is low, it operates at the low frequency mode and produce a low frequency B\_IRCLK used for self refresh mode. It is also a low frequency clock for the VBB circuits (Fig 66).

This circuit is also used to control internal and external clock for BIST operation.

If the device power up in BIST mode and the internal clock option is selected, B\_CLKMUX will be set to low. This will set BCLK\_EN to high to take over control of the CLK signals going into the device. The oscillator will generate 20ns clock needed for BIST operation. Externally CLK needs to be pulled low. If B\_CLKMUX is high, external clock option is chosen, PB\_CLKBIST will be used as the clock for BIST.

Nodes BNN and IRNN are used to compensate for process variation to ensure a more constant oscillator frequency.

10.4 BIRBIT (Fig 33)

INPUTS CLK
OUTPUTS Q
# OF CIRCUITS 6/chip
LOCATION right corner of chip

This circuit is used to divide the CLK frequency by half. Q has half the frequency of CLK.

50 10.5 BSLFRCLK

INPUTS B\_IRCLK,VUPB
OUTPUTS SLFR\_TIME
# OF CIRCUITS 1/chip
LOCATION right comer of chip

55

SLFR\_TIME is the clock used for self refresh and also in VBB pump. It oscillates with a period of about 8US.

#### 10.9 BTIMEDRV

5

INPUTS	B_PCOUNTER(0)
. OUTPUTS	B_PCOUNTERD(9:0), B_PCOUNTERDB (9:0)
# OF CIRCUITS	1/chip
LOCATION	right corner of chip

1

Generate true and bar signals from the primary counter in the BIST circuit. The true and bar signals goes into the B\_TGEN (Fig 47) circuit to generate the timing sets.

10.10 BRM (Fig 27)

INPUTS:B\_ROM\_ADDR (63:0)
OUTPUTS: B\_WORD(11:0)
# OF CIRCUITS: 1/chip
LOCATION: right corner of chip

20

25

30

15

The BRM has 64 ROM words and each word is 12 bit wide. The decoder in BIST circuit decides which ROM word is to be read.

10.10.1 Gross (Zrom) Algorithm

- 1. Write array with selected pattern.
- 2. Read array to confirm selected pattern was written.

Note

- a) Selected pattern is an all 0's pattern, an all 1's pattern or any combination of 0's and 1's.
- 10.10.2 Pause Algorithm

35

40

50

55

- 1. Write array with selected pattern.
- 2. Wait for specified time to elapse.
- 3. Read array to confirm selected pattern written is retained.

Note:

- a) Selected pattern is an all 0's pattern, an all 1's pattern and/or any combination of 0's and 1's.
- 10,10.3 Xmarch Algorithm
  - 1. Write array with background pattern.
  - 2. For each row read the background pattern and write the inverted pattern into each column.
  - 3. For each row read the inverted pattern and write the original pattern into each column.
  - 4. Read original background pattern to confirm no defect has occurred.

Notes:

- a) Background pattern is an all 0's pattern, an all 1's pattern or combination of 0's and 1's.
- 10.10.4 Ymarch Algorithm
  - 1. Write array with background pattern.
  - 2. For each column read the background pattern and write the inverted pattern into each row.
  - 3. For each column read the inverted pattern and write the original pattern into each row.

4. Read original background pattern to confirm no defect has occurred.

Notes:

a) Background pattern is an all 0's pattern, an all 1's pattern or combination of 0's and 1's.

10.10.5 Sdist Algorithm

- 1. Write array with background pattern (optional)
- 2. Write target row with disturb pattern repeatedly until specified time has elapsed.
- 10 3. Refresh
  - 4. Read neighboring rows to target row to confirm no disturb type error defect has occurred.
  - 5. Return background pattern to target row.
  - 6. Repeat by targeting all rows in the chip.

15 Notes:

- a) Disturb pattern is an all 1's pattern, an all 0's pattern or any combination of 1's and 0's.
- b) Background pattern is an all 0's pattern, an all 1's pattern or combination of 0's and 1's.
- c) Steps 4 and 5 can be interchanged.

20

25

5

10.10.6 Ldist Algorithm

Algorithm steps are the same as for Sdist Algorithm. The Ldist algorithm utilizes a different time set to lengthen the time between a RASB and CASB pulses.

10.10.7 Pdist Algorithm

Algorithm steps are the same as for Sdist Algorithm. The Pdist algorithm writes the disturb pattern in a page mode. In the page mode the row remains activated until all columns are written into the row.

30

40

45

10.10.8 Burnin Algorithm

1. Continually write array with selected pattern.

Note:

a) Selected pattern is an all 0's pattern, an all 1's pattern or any combination of 0's and 1's.

10.10.9 Write 1 ROM Algorithm

1. Write one row in the array with selected pattern.

Note:

a) Selected pattern is an all 0's pattern, an all 1's pattern or any combination of 0's and 1's.

10.10.10 Read 1 Column Algorithm

1. Read one column in the array.

Note:

a) Selected pattern is an all 0's pattern, an all 1's pattern or any combination of 0's and 1's.
 10.10.11 Finish Algorithm Set the DONE flag to true and deactivate the program counter.

50 10.11 to 10.18 BRM0\_7 to BRM56\_63

55

INPUTS B\_ROM\_ADDRx where x ranges from 0 to 63
OUTPUTS B\_WORD0 to B\_WORD11
# OF CIRCUITS 1/chip
LOCATION right corner of chip

The BIST ROM circuits is divided into 8 individual circuits with each circuit having 8 words.

10.19 BROMDRV (Fig 53)

5

10

15

20

25

30

35

40

45

50

55

INPUTS B\_WORD,B\_PRECHARGE,B\_ROM\_WORD
OUTPUTS B\_WORD0..B\_WORD11
# OF CIRCUITS 1/chip
LOCATION right corner of chip

BROMDRV is a driver circuit for the 12 bits of a ROM word. The 12 bits of data line is precharged once every 2 clock cycle during BIST operation when the device is not in the array access mode (Fig 68).

10.20 BIST (Fig 51,52)

INPUTS:

BIST\_EN, B\_EEPRMOPT, TLBADDRNG, PB\_CLKBIST, B\_SR\_LOAD,

B\_YSTOPE, B\_XSTOPE, B\_YSTARTE, B\_XSTARTE, VUPB, TLBMON3

TLBMON2, TLBMON1, TLBROMR, B\_ROM\_WORD

B\_RASA1, B\_RASB1, B\_RASC1, B\_RASA2, B\_RASB2, B\_RASC2,

B\_CASA1, B\_CASB1, B\_CASC1, B\_CASA2, B\_CASB2, B\_CASC2, B\_OEA1, B\_OEB1, B\_OEC1, B\_OEA2, B\_OEB2, B\_OEC2,

B\_DMUXA1, B\_DMUXB1, B\_DMUXC1, B\_DMUXA1, B\_DMUXB1, B\_DMUXC1,

B\_YMUXA1, B\_YMUXB1, B\_YMUXC1, B\_YMUXA1, B\_YMUXB1, B\_YMUXC1

B\_FIXCOUNTA, B\_FIXCOUNTB, B\_FIXCOUNTC

B\_PERIODA1,B\_PERIODB1,B\_PERIODC1,

OUTPUTS: B\_DONE, B\_OUTPUTEN, B\_CLKMUX, B\_ROM\_PRECHARGE,
B\_DQL(23:18), B\_RASB, B\_CASB, B\_WDATA\_TIMB, B\_WB,
B\_PCOUNTER, B\_ADDR, B\_PF\_RESULT, B\_ROM\_ADDR, B\_DQ

# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

All circuits in this block is synthesized using Autologic2 after coding in VHDL code. It has 8 major blocks:

- 1. B\_CLK\_GEN (Fig 22): Generates auxiliary clocks of different phases. Also generates the precharge signal for the ROM
- 2. B\_ADDRCTL (Fig 8-12): Generates and control the addresses of the cells to be accessed
- 3. B\_CROM (FIG 40): Stores the test conditions in the ROM, holds the program counter and decoder
- 4. B\_PG\_CONTROL (Fig 24): Controls the flow of test program.
- 5. B\_PASSFAIL: Generates the data pattern to be written to array, perform pass fail comparison.

- 6. B\_DQMUX: Control the multiplexing for BIST signals to appear at the DQs.
- 7. B\_ADDRNG (Fig 16-21): Control the start and stop address of BIST operation.
- 8. B\_TGEN (Fig 47-50): Control and generates the timing of all the Control, Data, and address signals.
- 5 10.21 B\_CLK\_GEN

	. INPUTS	B_CLK, VUPB,B_SR_LOAD,B_DONE, B_ROM_PRE_EN,
	OUTPUTS	B_CLK_B,B_RESET,B_CLK_C,B_CLK_A,B_ROM_PRECHARGE, B_CLK_AD
10	# OF CIRCUITS	1/chip
	LOCATION	right corner of chip

This circuit takes the BIST primary clock B\_CLK and makes 4 other clocks out of it in 2 clock cycles. Rising edge of B\_CLK\_A updates the newest instruction pointed to by the Program counter. Decoding of the newest instruction starts at this edge. Rising edge of B\_CLK\_AD is the clock that executes the newly decoded instruction. At the rising edge of B\_CLK\_B, a decision is made on the action to take with the program counter. B\_CLK\_C acts as a reset signal. It also generates the precharge signal for the ROM (Fig 69).

10.22 B\_CROM (FIG 40)

20

25

30

35

40

45

50

55

INPUTS: B\_CLK\_A, B\_CLK\_C, B\_ROM\_WORD, TLBROMR, B\_RESET,

B\_INS\_COMPLETED, B\_PC\_LOAD, B\_CLK\_B, B\_PC\_LO\_ADDR,

B\_RPTINV\_STATE

**OUTPUTS:** 

B\_RPT\_N\_INV, B\_YEN, B\_DONE, B\_DECR, B\_ALTERNATE, B\_INC,

B\_XEN, B\_TIME\_SET1, B\_XEN, B\_TIME\_SET0, B\_CKBD, B\_CHK\_KEY,

B\_REN, B\_READ, B\_PAUSE, B\_JUMP, B\_CHK\_TIMEOUT, B\_WRITE,
B\_JMP\_ADDR, B\_ROM\_ADDR, B\_RDATA, B\_WDATA

# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

B\_CROM controls the operations of the ROM. It is made up of a decoder, a program counter and B\_ROMLOGIC (Fig 30) which decodes what the current instruction. The program counter points to word 0 during power up. Subsequently in BIST operation. PC will point to the relevant word in the ROM to execute the desired instruction. The decoder decodes the 6 bit program counter to point to one of the 64 words in the ROM (Fig 70).

10.23 B\_DECODER (Fig 26)

INPUTS B\_PC\_ADDR
OUTPUTS B\_ROM\_ADDR
# OF CIRCUITS 1/chip .
LOCATION right corner of chip

This is a simple 6 to 64 decoder. 6 bit input address from the program to be decoded into 64 words in the ROM

10.24 B\_PC (Fig 25)

5

15

20

25

30

35

40

45

50

55

INPUTS	B_PC_LOAD,B_PC_LD_ADDR,B_CLK_B, B_RESET, B_INS_COMPLETED
OUTPUTS	B_PC_ADDR,
# OF CIRCUITS	1/chip
LOCATION	right corner of chip

The program counter points to an instruction in the ROM to be executed. B\_CLK\_B is used to change the program counter to its new value.

At the completion of an instruction, program counter can change in 2 ways. It can either be incremented by 1 (normal program flow), or it can jump to any one of the 64 words of the ROM(conditional or unconditional jump).

At the rising edge of B\_CLK\_B, the circuit will look at two signals that comes in: B\_PC\_LOAD and B INS COMPLETED.

If B\_PC\_LOAD is a high, it will do a jump by loading the PC with the address that appears on B\_PC\_LD\_ADDR. If B\_INS\_COMPLETED is a high, it will increment the PC by 1 and proceed to the next instruction. If neither B\_PC\_LD\_ADDR nor B\_INS\_COMPLETED is high then no action will be taken and the PC will remain the same. B\_PC\_LOAD and B\_PC\_LD\_ADDR cannot be high at the same time (Fig 71).

If one wants to read the content of the ROM and output it to the DQ pins, ROM read DFT mode can be used. The device needs to be powered up with overvoltage, then perform a DFT entry to TLBROMR while in BIST standby mode, then pull CS high to go into BIST mode.

The external clock is used to move from one ROM word to the next ROM word, The PC is incremented every 2 clock cycles. i.e. on every rising edge of B\_CLK\_B. This is done by forcing B\_INS\_COMPLETED to be high all the time during the DFT TLROMR mode.

10.25 B\_ROMLOGIC (Fig 30,31)

INPUTS: B\_ROM\_WORD, TLBROMR, B\_CLK\_C, B\_CLK\_A, B\_RESET

OUTPUTS: B\_JMP\_ADDR, B\_DONE, B\_CHK\_TIMEOUT, B\_RPT\_N\_INV,

B TIMESET1, B\_TIMESET0, B\_DECR, B\_XEN, B\_JUMP, B\_CHK\_KEY

B\_ALTERNATE, B\_REN, B\_WRITE, B\_PAUSE, B\_READ, B\_RDATA,

B\_WDATA, B\_CKBD, B\_INC, B\_YEN, B\_CLK\_ARESET

# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

B\_ROMLOGIC decodes the 12 bits of data contained in an instruction word. There are two major types of instructions. First is the program control instruction. This type of instruction deals with the flow of the program. They are introduced to control BIST operation. Second is the array access instruction and they control how the array is to be tested. They are basically the same type of instruction usually found on a tester. They are translated into BIST format in this case.

An instruction is divided into two parts. The first six bits of an instruction defines the actions to be taken and the last six bits is the data associated with the instruction.

For an read whole array instruction, Read(bitll),X(bit9) and Y(bit8) are set to 1. The last six bits of the instruction provides information on how the read whole array is to be achieved. i.e. timing sets to be used, data pattern to be used, etc.

For a program control instruction, The 4 most significant bits are '0', Bit 7 and Bit 6 determines the program control instruction. The last six bits provides the address to be jumped to if indeed the decision is made to jump.

There is an unconditional jump instruction. '110011' for the most significant 6 bits, and the address to jump to for

the 6 least significant bits.

The last instruction in the ROM is an idle instruction to signal the end of BIST operation. The last six bits of this instruction holds the revision number of the current 256M (Fig 72).

The instruction above will perform a read, from the whole array (both X and Y enabled), using timing set A, expected data '0', true internal data pattern, and same data among the DQ.

There are many possible combination of instructions that can be programmed with the current circuits. If a new algorithm is need for BIST. It can be included by simply reprogramming the ROM. Combinations of options are available to make up an instruction (Fig 73)

10 10.26 B\_TGEN

15

20

25

30

35

40

45

50

55

INPUTS: B\_READ, B\_RESET, B\_PAUSE, B\_YCARRY\_1, B\_CLK, B\_WRITE,
B\_TIME\_SET0, B\_TIME\_SET1, B\_INS\_COMPLETED, B\_REN,
B\_OEA1, B\_OEA2, B, B\_OEB1, B\_OEB2, B, B\_OEC1, B\_OEC2,
B\_RASA1, B\_RASA2, B\_RASB1, B\_RASB2, B\_RASC1, B\_RASC2,
B\_CASA1, B\_CASA2, B\_CASB1, B\_CASE2, B\_CASC1, B\_CASC2,

B\_DMUXA1, B\_DMUXB1, B\_DMUXC1, B\_DMUXA1, B\_DMUXB1, B\_DMUXC1,

B\_YMUXA1,B\_YMUXB1,B\_YMUXC1,B\_YMUXA1,B\_YMUXB1,B\_YMUXC1

B\_FIXCOUNTA,B\_FIXCOUNTB,B\_FIXCOUNTC

B\_PERIODA1,B\_PERIODB1,B\_PERIODC1,

OUTPUTS: B\_YSELB,B\_RASB,B\_CASB,B\_WB,B\_OEB,B\_PERIODB,

B\_ROM\_PRE\_EN, B\_WDATA\_TIMB, B\_TIMECNT\_REF, B\_PCOUNTER
# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

The timing sets used in BIST tests are generated through the use of the primary clock generated in BIROSC (Fig 34) block. The clock is a 50MHz clock and the resolution of the timing sets is 20ns. A counter counts the number of rising edges of the primary clock. The control timing is set by specifying a specific count of the counter. In the example below, Activate is specified at count 2 and Deactivate is specified at count 12 (Fig 74).

Altogether 3 types of timing sets, namely short, long and page timing set were used in the 10 algorithms implemented in BIST (Fig 75).

10.27 B\_COUNTER10B (FIG 39)

INPUTS B\_CNTR10\_CLK, B\_CNTR10\_CLR
OUTPUTS B\_CNTR10

# OF CIRCUITS 1/chip
LOCATION right corner of chip

Rising edge of B\_CNTR10\_CLK will increment the counter by 1. The counter is always enabled.

10.28 B\_COUNTER10A (FIG 38)

INPUTS B\_CNTR10\_CLK,B\_CNTR10\_EN,B\_CNTR10\_CLR
OUTPUTS B\_CNTR10

# OF CIRCUITS 1/chip
LOCATION right corner of chip

If B\_CNTR10\_EN is high, rising edge of B\_CNTR10\_CLK will increment the counter by 1

10.29 B\_ADDRCTL

5

25

30

35

40

15	INPUTS	B_PAUSE,B_PERIODB,B_RESET,B_CLK_AD, B_YEN,B_XEN, B_REN,B_INC,B_YSELB, BIST_EN,B_DECR,B_SUBARRAY, B_XADDR_STP,B_YADDR_STP,B_XADDR_STR, B_YADDR_STR
	OUTPUTS	B_YCLR,B_XCLR,B_RCARRY,B_YCARRY,B_XCARRY, B_YNOCARRYJ, B_YCARRY_1,B_XNOCARRY,B_LSB_YADDR, B_LSB_XADDR,B_ADDR
. 20	# OF CIRCUITS	1/chip
	LOCATION	right corner of chip

 $B\_ADDRCTL$  has two blocks,  $B\_ADDR\_CTR$  which contains all the address counters and  $B\_RESET\_EN$  which provide controls to detect overflows of address counters.

10.30 B\_ADDR\_CTR

INPUTS: B\_SUBARRAY, B\_INC, B\_DECR, B\_ADDRCLK, B\_XCLR, B\_YCLR,
B\_RCLR, B\_XEN, B\_YEN, B\_REN, B\_YSELB, BIST\_EN,

B\_XADDR\_STP,B\_YADDR\_STP,B\_XADDR\_STR,B\_YADDR\_STR

OUTPUTS: B\_RCARRY, B\_YCARRY, B\_XCARRY,

B\_YNOCARRYJ, B\_YCARRY\_1, B\_XNOCARRY, B\_LSB\_YADDR,

B LSB XADDR, B\_ADDR

# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

B\_ADDR\_CTR has 3 counters, the row counter, the column counter and the refresh counter. A multiplexer decides which counter value is used as the B\_ADDR signal during BIST operation. In normal access, only the X counter and Y counter are used. B\_YSELB is the signal used to choose between the column and row address (Fig 76). During refresh, only the Refresh counter is used.

The addressing MUX sequence and controlled by a combination of B\_ADDRCLK, B\_INC and B\_YSELB..

B\_PERIODB pulse generates B\_ADDRCLK which increment the address counter by 1.

Low on B\_YSELB indicates selection of column address. High on B\_YSELB indicates selection of row address. B\_INC will increment the enabled address counter by 1 (Fig 77).

55

10.31 B\_ROW\_CTR (Fig 46,55)

INPUTS:

B\_INC, B\_DECR, B\_ADDRCLK, B\_XCLR, B\_XEN, B\_XSTART, B\_XSTOP

OUTPUTS: B\_CARY, B\_XCARRY, B\_XNOCARRYJ, B\_XADDR

# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

The X counter is a 14 bit counter and it holds the current row address. It can count forward and backward, depending the state of B\_DECR. A low on B\_DECR means counting forward, i.e. increment the counter value by 1 with every rising edge of the B\_ADDRCLK. The counter is enabled by B\_XEN.

If the subarray option is chosen. The counter will be start with the start address loaded in earlier. An overflow will be issued once the stop address is reached.

10.32 B\_COL\_CTR (Fig 37)

. 10

15

25

30

40

45

50

55

INPUTS:

B\_INC, B\_DECR, B\_ADDRCLK, B\_YCLR, B\_YEN, B\_YSTART, B\_YSTOP

OUTPUTS: B\_CARY, B\_YCARRY, B\_YNOCARRYJ, B\_YADDR

# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

The Y counter is a 9 bit counter and it holds the current column address. It can count forward and backward, depending the state of B\_DECR. A low on B\_DECR means counting forward, i.e. increment the counter value by 1 with every rising edge of the B\_ADDRCLK. The counter is enabled by B\_YEN.

If the subarray option is chosen. The counter will be start with the start address loaded in earlier. An overflow will be issued once the stop address is reached.

10.33 B\_REF\_CTR (Fig 45)

INPUTS B\_ADDRCLK,B\_RCLR,B\_REN,B\_XSTART,B\_XSTOP,
OUTPUTS B\_RCARRY,B\_RADDR

# OF CIRCUITS 1/chip

LOCATION right corner of chip

The refresh counter is a 14 bit counter. It only counts forward. The counter value is incremented by 1 with every rising edge of the B\_ADDRCLK if B\_REN is high. The refresh counter is used in the three disturb tests only. During the refresh instruction, a pseudo read is done for all the rows that are enabled. This refreshes the array but no pass/fail comparison is done.

21

10.34 B\_ADDR\_RESET\_EN (Fig 35,36,54)

INPUTS: B\_INC, B\_PERIODB, B\_XEN, B\_YEN, B\_REN, B\_RCLR, B\_REN, B\_X2YLINK

B\_RESET, B\_CLK\_C, B\_CLK\_AD, B\_XCARRY, B\_YCARRY, .

B RCARRY, B\_PAUSE

OUTPUTS: B\_ADDRCLK, B\_YENABLE, B\_XRESET, B\_YRESET, B\_RRESET

# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

15

20

10

This circuit generates the clock ( B\_ADDRCLK) used to increment or decrement the address counters. B\_ADDRCLK is generated in 2 ways namely during an INC instruction or during the end of an array-access cycle. The reset signals ( XCLR, YCLR and RCLR ) are generated at the rising edge of B\_CLK\_C. These reset the counters to its original state when overflows occur.

B\_X2YLINK is used to join the X and Y register together for whole array tests. The CARRY signal is used to signal the completion of an array access instruction. It is sent to the program counter to tell it to move on to the next instruction.

10.35 B\_PG\_CONTROL

25

30

35

INPUTS: VUPB, B\_RESET, BIST\_EN, B\_DONE, B\_TIMEOUT\_CHK, B\_INC,

B\_XEN,B\_XCARRY,B\_XNOCARRYJ,B\_XCLR,B\_YEN,B\_YCARRY,
B\_YNOCARRYJ,B\_YCLR,B\_REN,B\_RCARRY,B\_CHK\_KEY,

B\_RPT\_N\_INV,B\_JUMP,B\_TIMECNT\_REF,B\_ADDRU,B\_ADDRL,

B CLK\_C, B\_CLK\_A, B\_SR\_LOAD

**OUTPUTS:** 

B\_INS\_COMPLETED, B\_PC\_LOAD, B\_RPTINV\_STATE, B\_SUBARRAY

B\_CLKMUX, B\_OUTPUTEN

# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

15

This block contains the circuit used for controlling the Program counter. It also contain a shift register which holds information on which test to perform.

Upon completion of an instruction, this block will make a decision on whether to increment the program counter or to load the program counter with a new address.

10.36 B\_SHIFT (Fig 7)

55

50

INPUTS VUPB,BIST\_EN,B\_DONE,B\_SR\_CLK,B\_SR\_LOAD,B\_ADDRU, B\_ADDRL
OUTPUTS B\_LSB\_SR,B\_SUBARRAY,B\_CLKMUX,B\_OUTPUTEN

(continued)

# OF CIRCUITS	1/chip
LOCATION	right comer of chip

B\_SHIFT register holds the data latched in during power up. Every time the test\_en instruction is executed once, the shift register is shifted right by 1 position. This instruction looks at the last bit to see if the test is enabled (Fig 78).

10.37 B\_ECOMPARE10 (Fig 43)

10

15

20

35

	B_ECMPR10_EN,B_AIN9_0,B_BIN9_0
OUTPUTS	B_ECMPR10_RSLT,B_ECMPR10_RSLTB
# OF CIRCUITS	
LOCATION	right corner of chip

This is a simple comparator. If the comparison enable signal is high, then B\_ECMPR10\_RSLT will be high and the bar signal will be low if the 2 10 bit inputs are equal. Alternatively, if the 2 inputs are not equal, B\_ECMPR10\_RSLT will be low. If the comparison is not enabled, then both outputs will be low regardless of the inputs.

10.38 B\_PASSFAIL (Fig 33,44)

25	INPUTS	B_RESET,B_CLK,B_RDATA,B_WDATA,B_OEB,B_ALTERNATE, B_CKBD, B_WRITE,
		B_LSB_XADDR,B_LSB_YADDR, B_DQ
	OUTPUTS	B_WEVNVAL,B_WODDVAL,B_ PF_RESULT,B_DODD,B_DEVEN
	# OF CIRCUITS	1/chip
	LOCATION	right corner of chip
<i>30</i> '		

This circuit generates internal data pattern to be written to the array. It also generates the expected data for pass fail comparison. The timing for comparison is controlled by B\_OEB timing.

10.39 B\_DQMUX (Fig 41,42)

[	INPUTS	TLBROMR,TLBMON1,TLBMON2, TLBMON3,B_WRITE, B_WDATA_TIMB,B_ROM_WORD,
	'	B_WEVNVAL,B_WODDVAL, B_RASB,B_CASB,B_WB,B_CLK,B_DODD,B_DEVEN,B_OEB,
40		B_ADDR
	OUTPUTS	B_DQ,B_DQL
	# OF CIRCUITS	1/chip
	LOCATION	right corner of chip

This circuits is a huge multiplexer to multiplex the different signals that goes out to the outside world. In the normal mode, only the pass fail signals goes to the outside. In the other three monitor modes, different control signals are brought to the outside (Fig 79).

50

55

10.40 B\_ADDRNG

#### INPUTS:

B\_EEPRMOPT, PB\_CLKBIST, TLBADDRNG, B\_ADDR, B\_XSTARTE,

B\_XSTOPE, B\_YSTARTE, B\_XSTOPE,

OUTPUTS: B\_XADDR\_STR, B\_XADDR\_STP, B\_YADDR\_STR, B\_YADDR\_STP

# OF CIRCUITS: 1/chip

LOCATION: right corner of chip

This circuit is used to load start and stop address for sub array BIST testing. A DFT mode is used to get into this situation. When this DFT mode is entered, the next 4 rising edges of the clock will load in the X and Y start and stop address (Fig 80).

**10.41 BONEXX** 

20

15

IN INPUTS OUTPUTS OUT 1/chip # OF CIRCUITS LOCATION right corner of chip

25

30

This is the '1' bit of the ROM and BONExx represents a high. IN is connected to the 'wordlines' (B\_ROM\_ADDR(x)). OUT is always precharged to high and does not get pulled to low whether IN is high or not (Fig 81).

10.42 BZEROXX

**INPUTS** IN OUT **OUTPUTS** 1/chip # OF CIRCUITS LOCATION right corner of chip

35

40

45

50

This is 0 bit of the ROM and BZEROxx represents a low. IN is connected to the 'wordlines' (B\_ROM\_ADDR(X)). OUT (B\_WORD(Y)) is precharged to high but if this cell is selected and IN goes high, OUT will be pulled to low (Fig 82)

The foregoing describes the arrangement and operation of an exemplary integrated circuit memory device having built-in self-test circuitry. The described arrangement and method of and other arrangements made obvious in view there of are considered to be within the scope of the appended claims.

#### Claims

- 1. An integrated circuit having a built-in self-test (BIST) arrangement, the built-in self-test arrangement comprising:
  - a read only memory for storing test algorithm instructions;
  - a logic circuit, interconnected with the read only memory for receiving an instruction read from the read only memory and for producing a group of output signals dependent upon the instruction at an output terminal
  - a BIST register connected with the output terminal for receiving and storing the group of output signals from the logic circuit.
- - The integrated circuit as claimed in Claim 1 further comprising: a timing generator interconnected with the BIST register, for receiving signals stored in the BIST register and

for producing row address strobes, column address strobes and a write enable signal.

- 3. The integrated circuit as claimed in Claim 2 further comprising:
  - a multiplexer having plural groups of input terminals, a group of input control terminals, and a group of output terminals;
  - a first bus interconnecting a first group of input terminals of the multiplexer to the BIST register for conveying signals stored in the BIST register to the multiplexer; and
  - a second bus interconnecting the group of input control terminals of the multiplexer for transmitting the row address strobes, the column address strobes, and the write enable signal to the multiplexer.
- 4. The integrated circuit as claimed in Claim 3 further comprising:
  - an oscillator for producing a BIST clock signal;
  - a BIST program counter arranged for counting in response to the BIST clock signal;
  - a third bus interconnecting a group of input terminals of the BIST program counter to the BIST register for conveying signals stored in the BIST register to the BIST program counter;
  - a BIST address decoder responsive to a count in the BIST program counter for decoding the count and producing a signal for selecting a row address for the read only memory; and
  - a fourth bus interconnecting row address inputs of the read only memory to the BIST address decoder for conveying the decoded row address from the BIST address decoder to the row address inputs of the read only memory.
- 5. The integrated circuit as claimed in Claim 4, wherein the BIST program counter comprises;
  - a reset input for receiving a reset signal for setting the BIST program counter to a predetermined initial state; an increment input for receiving an increment of the counter signal for incrementing a count state stored in the BIST program counter; and
  - a jump input for receiving a jump signal for causing the state of the BIST program counter to change to a state represented by signals conveyed from the BIST register.
- 6. An integrated circuit memory array device having a built-in self-test (BIST) arrangement, the memory device comprising:
- an address buffer for receiving and storing a sequence of addresses;
  - a built-in self-test detector responsive to input signals for controlling operation of the device alternatively in either a normal mode or a self-test mode;
  - address range registers arranged for receiving and storing start and end addresses for a self-test operation of the memory array while the device is operating in the self-test mode; and
- a self-test address counter interconnected with the address range registers and the address buffer for applying a sequence of addresses commencing with the start address and stopping at the end address to the address buffer.

25

5

10

15

20


25


30


45


50

55














FIG. 6





F16.7






FIG. 8



F16. 9



F16. 10




FIG. 11





FIG. 12









Figure 15




F16. 16



F16: 17




40




TI 23011


FIG. 19



F1G. 20




F16.21




330 АЗ A2 ΑO BAO Aio A9 AB Α7 **A6** A5 Sub Output Array Enable InvExt CLK RIC Xmar Sdist Test Algorithms


FIG. 23




F1G. 24



F16. 25




F1G, 26




F16,27

## 256M BIST ALGORITHM STORAGE CONFIGURATION



F/G 28


## 101100110001



<sup>\*1</sup> Memory Access Instruction

FIG. 29

<sup>\*2</sup> Program Control Instruction






FIG. 31

```
eignel B_EXPECT_DATA : atd_logic_vector (3 downto 0 );

eignel B_EXPECT_DATA : atd_logic_vector (3 downto 0 );

eignel B_EXPECT_DATA : atd_logic_vector (3 downto 0 );

eignel B_WRITZ_DATA : atd_logic_vector (3 downto 0 );

eignel CKBDI.TRUEWRITZ.B_REVNVAL.B_WDDDVAL : atd_logic;
architecture behav of b_pessiail is
 CKBD1 <= 8_CKBD and ( 8_LE8_XADD Nor 8_LE8_YADD) /
  pess_fail_check : process(B_CLR,B_OEB,B_RESET)
                           begin
if (B_RESET = '1') then
B_FF_RESULT <= '0';

O'T FUENT and B.
                                p_rs_macult <= '0';
elsif (B_CLK:EVENT and B_CLK:= '1') then
if (B_CES:= '0' and (B_DQ(31 downto 28) /= B_EXPECT_DATA
or B_DQ(27 downto 24) /= B_EXPECT_DATAB); then
B_FS_RESULT <= '1';
                                     end if
                                end if;
                        end process pass_fail_check;
      B_REVNVAL <= B_RDATA NOT CKBDI;

B_RODDVAL <= B_ALTERNATE NOT B_RDATA NOT CKBDI;

B_MCDTVAL <= B_MCDATA NOT CKBDI;

B_MCDDVAL <= B_ALTERNATE NOT B_MCDATA NOT CKBDI;
      B_EXPECT_DATA(0) <= B_REVNVAL;

B_EXPECT_DATA(1) <= B_RODDVAL;

B_EXPECT_DATA(2) <= B_REVNVAL;

B_EXPECT_DATA(3) <= B_RODDVAL;

B_EXPECT_DATAB <= not B_EXPECT_DATA;
     B_WRITE_DATA(0) <= B_WEVNVAL;

B_WRITE_DATA(1) <= B_WODDVAL;

B_WRITE_DATA(2) <= B_WEVNVAL;

B_WRITE_DATA(3) <= B_WODDVAL;
    monitor_data_values : process (B_WRITE.B_REVNVAL.B_RODDVAL.B_WEVNVAL.B_WODDVAL)
              Fgin


if ( B_WRITE = '1') then


B_DEVEN <= B_MEVNVAL;


B_DOOD <= B_MODDVAL;
          begin
               4184
                  B_DEVEN <= B_REVNVAL;
B_DODD <= B_RODOVAL;
            gend -if;
           end process monitor_data_values;
     TRUEWRITE <= B_WRITE and (not B_WDATA_TIME) and (not TLEMON) and (not TLEMON);
      guarded_block : block ( TRUEWRITE ='1' )
              B_DQ(31 downto 28) <= guarded B_WRITE_DATA/
B_DQ(27 downto 24) <= guarded B_WRITE_DATA/
      end block guarded_block;
end behavi
```


FIG. 32

FIG. 33.













FIG. 37



F16.38







FIG. 39







F1G. 41



F1G. 42



F1G. 43



66




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51







FIG. 52



F16. 53





TI 23011

F16, 55




FIG. 56





FIG. 57



FIG, 58




FIG. 59

#### Appendix: Figures and Diagrams

# 256Meg SDRAM BIST







Fig 60

# **BIST block and Interface**



Algorithms	Timing Set	Addr Access	Array <u>Access</u>	Data <u>Pattern</u>	Misc option
Gross	Short	X, inc, dec	R, W	0, 1	CKBD, ALT
Pause	Short	X, Inc	R, W	0, 1	CKBD, Pause
Xmarch	Long	X, inc	RW	0, 1	
Ymarch	Short	Y, inc	RW	0, 1	
SDIST	Short	X,Y, inc	R, W	0, 1	Refresh
LDIST	Long	X,Y, inc	R, W	0, 1	Refresh
PDIST	Page	Y, Inc	R, W	0, 1	Refresh
Burn In	Long	X,Y, inc	W	0, 1	CKBD
Eng 1	Short	Y, inc, 1 row	w	1	·
Eng2	Short	X, inc, 1 Col	R	0	
	300ns period 10,000ns perio		Read Write	inc – Inc dec – De	





3.3V	VIDD	2	56M S	DRAM	•	
	VDD —				V33	().0V
No connect	DQ0 —	2		87	→ DQ15	No connect
3.3V	VDDQ —	3		86	├─ vssQ	0.0V
No connect	DQ1 —	4		85	DQ14	No connect
No connect	DQ2 —	5		84	DQ13	No connect
V0.0	vssq —	6		83	├ VDDQ	3.3V
No connect	DQ3	7	*1	, 82	DQ12	No connect
No connect	DQ4	8		81	DQ11	No connect
3.3V	VDDQ —	9		80	├ VSSQ	0.0V
No connect	DQ5	10		79	DQ10	No connect
No connect	DQ6	11		78	DQ9	No connect
0.0V	vssq —	12		77	- VDDQ	3.3V
No connect	DQ7	13		76	DQ8	No connect
0.0V	DQM0 —	14		75	- DQMI	(),0 <u>\</u> V
3:3·V	VDD -	15		74	VSS	07.0°V
No connect	NC -	16		73	- NC	No connect
3.3V	$\mathbf{w}$	17		72	- NC	No connect
3.3V	CE —	18		.71	- Vref	1.65 V
3.3V	RE -	19		70	- NC	No connect
0.0V/3.3V	s —	20		. 69	├ CLK	0.0V
0.0V/3.3V	BA1 -	21		68	- CKE	3.3V
0.0V/3.3V	A11 —	22		67	- BAO	0.0V / 3.3V
3.3V	VDD -	23		66	- vss	0.0V
0.0V/3.3V	A0 —	24		65	- NC	No connect
0.0V/3.3V	A1 —	25		64	A10	0.0V / 3.3V
0.0V/3.3V	A2 -	26		63	- A9	0.0V / 3.3V
0.0V/3.3V	A3 —	27		62	— A8	0.0V / 3.3V
0.0V/5,4V	A4 —	28	.,	61	A7	0.0V / 5.3V
0.0V/3.3V	A5 -	29	. []	60	— A6	0.0V/3.3V
3.3V	VDD —	30		59	- vss	0.0V
0.0V	DQM2	31		58	— DQM3	0.0V.
DONE	DQ16 -	32	•	57	— DQ31	No connect
0.0V	vssq —	33		56	- VDDQ	3.3V
PASSFAIL	DQ17 —	34		55	— DQ30	No connect
No connect	DQ18 —	35		54	— DQ29	No connect
3.3V	VDDQ —	36		53	- vssq	0.0V
No connect	DQ19 :	37		52	— DQ28	No connect
No connect	DQ20 —	38		51	— DQ27	No connect
0.0V	vssq —	39	•	50	- VDDQ	3.3V
No connect	DQ21 —	40	4	49	— DQ26	No connect
No connect	DQ22 —	41		48	— DQ25	No connect
3.3V	VDDQ —	42		47	— vssq	0.0V
No connect	DQ23 —	43		46	— DQ24	No connect
3.3V	VDD —				— vss	0.0V
	-	Fig 6	ວວ			


# EP 0 805 460 A1


	Normai Mode	BIST: Int Clk (B_CLKMUX=0)	BIST : Ex CIK (B_CLKMUX = 1)
B_CLK	Low	20ns Clock	Same as Ext Clk
B_IRCLK	0.5Us Clock	Low	Low


## 256M BIST ALGO STORAGE CONFIGURATION

OCCOOLS   OCCOOLS		
OCOODIO   OCOO	000000	
000011 000100 000101 000101 000101 000101 001001		ZDON
000100 000101 000110 000101 001000 001001		•
000101   000101   001000   001001   001010   001010   001001   001101   001101   001101   001001   001001   001001   001001   001001   001001   001001   001001   001001   001001   001001   001001   001001   001001   001001   001001   001001   001001   001011   001001   001001   001001   001001   001011   001001   001001   001001   001001   001001   001001   001001   001011   001001   001011   001001   001011   001001   001011   001011   001001   001		
O00110		
DODITI   DOTITION		* :
001000 001001 001010 001011 001100 001011 001101 001101 001101 001001		PAUSE
001001 001010 001011 001101 001101 001101 001111 010000 010010		1
001010 001010 001101 001101 001101 001111 010000 010001 010010		(
00101 001101 001101 001101 001110 001111 001000 010001 010010		
001100		
001101 001111 010000 010011 010001 010010 010110 010101 011001 011001 011010 011011 011010 011011 011111 100000 110001 100011 100101 100101 100101 100101 100101 100101 101100 110011 110010 110011 110010 110011 110010 110011 110100 110011 110100 110011 110100 111001 111010 WRITE IROW READICOL		V14 . neve
001110 001111 0010000 010001 010010 010101 010101 010101 011001 011010 011011		AMAKUH
001111 010000 010010 010011 010101 010101 010101 010101 010101 011010 011010 011010 011010 011011		
010000 010011 010011 010101 010110 010111 011000 011010 011010 011010 011101 011101 011101 011111 100000 100010 100010 100110 100110 100110 100110 100110 100101 100101 101101		
010010 010101 010101 010101 010110 010110 010101 011000 011001 011010 011101 011110 011110 011111 100000 100001 100010 100010 100010 100010 100101 100100		•
010011 010100 010101 010101 010101 010101 011001 011010 011010 011010 011010 011110 011110 011110 011111 100000 100010 100010 100101 100101 100101 101001 101001 101001 101001 101001 101001 101001 101001 101001 101001 101001 101001 101001 101001 101001 101001 101001 101001 110010 110010 110010 110010 110010 110010 110010 110010 110010 110010 110010 110010 110010 110010 110010 110010 110010 111000 111001 111000 111001 111000 111001 111000 111001 111000 111001 111000 111001 111000 111001 111000 111001 111001 111001 111001 111100 READICOL	010001	
010100 010101 010101 010101 01000 011001 011001 011010 011010 011011	010010	
010100 010110 010101 010101 011010 011010 011010 011010 011010 011101 011101 011101 011101 011101 100000 100001 100010 100101 100100		YMARCH
010110 010101 011010 011011 011010 011011		
010111 011000 011010 011011 011100 011111 001100 011111 100000 100001 100010 100101 100101 100101 100101 101001 101001 101100 101101		
011000 011011 011010 011011 011101 011111 100000 100001 100010 100101 100101 100101 101001 101001 101101 101101 101101 101101 101101 101101 101101 101001 110010 110011 110010 110011 110010 110011 110010 110011 110010 110011 110010 110011 110010 110011 110010 110011 110010 110011 110000 110010		
011001 010101 010101 011100 011101 011110 011111 100000 100001 100010 100101 100101 100101 101001 101100 101101		SDIST
011010 011010 011010 011101 011110 011111 100000 1000001 100010 100100		30131
011011 011100 0111101 0111101 011111 1000001 1000101 100101 100101 100101 101001 101001 101101		
011100 011101 011110 011111 100000 1000001 100100 100100 100101 100100 101001 101100 101101 101101 101101 101101 101100 110001 110010 110011 110010 110011 110100 110011 110110 110111 110100 11101		i
011101 011111 100000 100000 100010 100010 100101 100101 100101 100101 101001 101100 101101		
011111 100000 100001 100010 100101 100101 100101 100101 100101 101001 101001 101101		,
100000 100001 100010 100101 100100 100101 100101 100101 101001 101001 101101	011110	
100001 100010 100010 100101 100100 100101 100101 101000 101001 101100 101101	011111	
100010	1000000	
10001   100100   100101   100101   101010   101010   101010   101010   101010   101010   101010   101010   101010   101010   101010   101010   101010   110010   11		•
100100 100101 100110 100101 101000 101001 101100 101101 101110 101110 101111 110000 110011 110100 110011 110100 110011 110100 110010 110111 110100 111010		LDIST
100101 100110 100101 101000 101001 101001 101100 101101		·
100110   100110   101000   101001   101010   101010   101010   101010   101010   101010   101010   101010   110		
100111   101000   101001   101001   101101   101100   101111   110000   110011   110110   110110   110110   110110   110110   110110   110100   110100   110100   110100   110101   110100   1		
101000 101001 101010 101010 101010 101100 101101		
101001 101010 101010 101010 101101 101101		,
101010 101011 101100 101101 101110 101111 110000 110011 110010 110010 110110		
101011		·
101101 101111 110000 110010 110010 110100 11010 110110		
101101 101111 110000 110001 110010 110010 110100 110101 110100 111010 111010 111010 111010 111010 111010 111010 111010 111010 111010 111010 111010 111100 111100 111100 111100 1111100 1111100 111111		PDIST
101111 110000 110001 110010 110010 110010 110100 110110	101101	
110000 110001 110010 110010 110010 110100 110101 110101 111000 111001 111010 111010 111010 111010 111010 111010 111010 111100 111100 111100 111100 1111100 1111100 1111100 1111100		·
110001 110010 110010 110010 110100 110110		•
110010   110011   110100   110101   110100   110101   110101   110100   111010   1		·
110011   110100   110101   110101   110101   110101   110101   111000   111011   WRITE 1ROW   111001   111100   READICOL   111110   READICOL   111		
110100		
		,
111000 111001 111010 111011 WRITE IROW 1111100 READICOL		RURNIN
	111000	#IORG 1114
	111001	
111100 111101 READICOL 111110	111010	
READICOL	111011	
111110	111100	
	111101	READICOL
mari		ETNICH
	man [	LIUISII


Fig 67










Timing sets	Access mode	Addressing	Array size	<u>'0' or '1'</u>	Data Pattern
TSETA	READ	INC	FULLA	PATTERNO	СКВО
TSETB	WRITE	DEC	ROW	PATTERN1	ALTERNATE
TSETC	RMW	. Flg 7	COL 73		









										<u> </u>		,	<del></del>
BA1	BAO	A11	A10	A9	A8	A7	A6	<b>A</b> 5	Á4	АЗ	A2	A1	AO
Int/Ext	Sub Array	Output	R1C	W1R	ВІ	Pdist	Ldist	Sdist	OV	Ymar	Xmar	Pause	Gross

For A0 to A3, '1' = Test of concerned enabled '0' = Test of concerned not enabled

For A4 = Overvoltage, 2 to 2 1/2 times VCC

For A5 to A10, '1' = Test of concerned enabled '0' = Test of concerned not enabled


For BAO, '1' indicate sub array selected. '0' indicate full array test.


For BA1, '1' indicate external clock. '0' indicate internal clock.

For A11, '1' Indicate output enable, 0 Indicate output not enabled. Only meaningful after BIST is done


Fig 78

	NORMAL	TLROMR	MON1	MON2	МОИЗ
B_DQ(31)	. High Z	RomBit 11	BA1	BA1	BA1
B_DQ(30)	High Z	RomBit 10	BAO	BAO	BA0
B_DQ(29)	High Z	RomBit 9	ADDR11	ADDR11	ADDR11
B_DQ(28)	High Z	RomBit 8	ADDR10	ADDR10	ADDR10
B_DQ(27)	High Z	RomBit 7	ADDR9	ADDR9	ADDR9
B_DQ(26)	High Z	RomBit 6	BIST_CMP	ADDR8	BIST_CMP ADD
B_DQ(25)	High Z	RomBit 5	B_DODD	ADDR7	B_DODD ADD
B_DQ(24)	High Z	RomBit 4	B_DEVEN	ADDR6	B_DEVEN ADD
B_DQ(23)	High Z	RomBit 3	B_RASB	ADDR5	B_RASB ADD
B_DQ(22)	High Z	RomBit 2	B_CASB	ADDR4	B_CASB ADD
B_DQ(21)	High Z	RomBit 1	B_WB	ADDR3	B_WB ADD
B_DQ(20)	High Z	RomBit 0	B_CLK	ADDR2	B_CLK ADD
B_DQ(19)	High Z	Low	ADDR1	ADDR1	ADDR1
B_DQ(18)	High Z	Low	ADDR0	ADDR0	ADDR0
B_DQ(17)	PASSFAIL	High Z	High Z	High Z	High Z
B_DQ(16)	B_DONE	High Z	High Z	High Z	High Z





Flg 82







## EUROPEAN SEARCH REPORT


Application Number EP 97 30 2975


Category		ndication, where appropriate,	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CL6)
Κ	IEICE TRANSACTIONS vol. e78-c, no. 7, pages 838-844, XP00 KOIKE H. ET AL.: " microprogram ROM fo * the whole documen	ON ELECTRONICS, July 1995, TOKYO JP, 0528815 BIST Circuit using r LSI memories"	1,2,6	G11C29/00 G06F11/27 G01R31/3187
Y	The whole documen		3-5	
Υ .	US 5 327 363 A (AKI * abstract; claims	YAMA) 1,2; figures 1,2 *	3-5	
A	PROCEEDINGS INTERNA	TIONAL TEST CONFERENCE	1-6	
	10 September 1990 WASHINGTON DC. USA, pages 815-822, XP00 KOIKE H. ET AL.: " microprogram ROM fo memories" * the whole documen	0203754 A BIST scheme using r large capacity		TECHNICAL FIELDS SEARCHED (Int.Cl.6)
A	US, pages 45-56, XP0001 FRANKLIN M. ET AL.:	"Built-in dom-Access memories"	1-6	G11C G06F
		4.		**
-			,	: -121
		*. *		
	The present search report has b	een drawn up for all claims	-	
	Place of search	Date of completion of the search		Examiner
	THE HAGUE	11 August 1997	Sar	asua Garcia, L
X:par Y:par	CATEGORY OF CITED DOCUMENT ticularly relevant if taken alone ticularly relevant if combined with and ument of the same category inological background	NTS T: theory or princ E: earlier patent after the filip other D: document cite L: document cite	d in the application	lished on, or n

PO PORM 1503 03.82 (PO














FIG. 6





F16.7




FIG. 8





FIG. 9



F19. 10




FIG. 11







FIG. 12







Fleur 15




F16: 16



F16.17




 $FIG_{i} \mid F_{i}$ 




TI 23011


FIG. 19



F16.20




F16.21




44


FIG. 23




F16.24



F16. 25




48




F16.27

## 256M BIST ALGORITHM STORAGE CONFIGURATION



F16 28


## 101109110001



<sup>\*1</sup> Marriary Access Instruction

FIG. 29

<sup>\*2</sup> Program Corasi Supraction






FIG. 31

```
archicocours behav of b pensiall is
archicecture behav of b_behavic( is

signal B_EXPECT_DATA ; std_logic_vector () downto 0 1;

signal B_EXPECT_DATA ; std_logic_vector () downto 0 1;

signal B_WRITE_DATA ; std_logic_vector () downto 0 1;

signal CKBDL.TRUEWRITE_B_EXWAVAL.B_MEYMYAL.b_WCDDVAL ; std_logic;
 CHEDI 44 B_CKED and ( B_LSE_TADD MAR B_LEB_TADD) /
 pess_fail_check : process(b_CLK, a_Orb. b_RESET)
                          ⇒nd lf:
                       and present prev_fail_chacks
     # RETURNAL 40 B_EDATA BET CERDI;

# RECOVAL 40 B_ALTERNATE EST B_REATA BET CHROT;

# WOODWAL 40 B_ALTERNATE EST B_WEATA BET CERDI;

# WOODWAL 40 B_ALTERNATE EST B_WEATA BET CERDI;
     D_ZXPECT_DATA(D) 4% D_REVNYAC;

P_EXTECT_DATA(1) == D_RODDYAL;

P_EXTECT_DATA(2) <= D_REVNYAC;

P_EXTECT_DATA(3) <= D_RODDYAL;

P_EXTECT_DATA(3) <= DOC D_EXTECT_DATA;
    B_WRITE_DATA(0) <= B_WE/NVAL);

B_WRITE_DATA(1) <= B_WE/NVAL);


B_WRITE_DATA(3) <= B_WE/NVAL);


B_WRITE_DATA(3) <= B_WE/NVAL);
   menitor_deta_velues 1 precess (D_MRITE, B_REVNYAL, $_ROPOVAC, B_HEVNYAL, B_HODOVAC)
        B-com


B CEYEN - B WE'VALLY


B DOED - B WO'DVALY
            -14-
         S_DEVEN 4- S_REPOVAL;
S_DODD 4- S_RODOVAL;
c-md-1f;
        ond process manitor_deta_values;
    TRUTHRITT 4. S. MRITE and (not S. MOATA_TIME) and (not TERRON) and (not TERRON).
     guarded_block : black { TRUDWRITE = 11 }
            m
P_PO(31 downso 38) to quarded S_MRITE_DATA;
B_DQ(37 downso 34) to quarded S_WRITE_CATA;
     and black guarded_blocks
and behave
                                FIG. 32
```


FIG. 33.












PIG. 37



F14.38






FIG. 39





F16. 41






FIG. 42



F1G. 43






FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51




FIG. 52






FIG. 53



70



TI 230//

FIG, 55




FIG: 56




FIG. 57






FIG. 58




81

## Appendix: Figures and Diagrams

## 256Meg SDRAM BIST




BIST block and interface




<u>Igorithms</u>	Timing Set	Addr <u>Access</u>	Array Access	Oata <u>Pattern</u>	Misc optio
Gross	Short	X, inc, dec	R, W	0, 1	CKBD, ALT
Pause	Short	X. Inc	R, W	0, 1	CKBD, Pause
Kmarch	Long	X, Ino	яw	<b>Q</b> , 1	
Ymarch	-Short	-Y-los		0,-1	
SDIST	Short	X,Y, Inc	R,W	0, 1	Refresh
LDIST	Long	X,Y, Ino	R, W	0, 1	Refresh
PDIST	Prge	Y, Ina	R, W	D, 1	Hetresh
Burn In	Long	X,Y, ino	W	0, 1	CKED
Eng 1	Short	Y, Inc. 1 few	w	1	<u>.</u>
Eng2	Short	X, Inc. 1 Col	P	D	

Short - 300ns period Long - 10,000ns period R - Read W - Write inc – Increment dec – Decrement

Fig 62:






5 331		2563	M SDR	LM.	*	
3.3V	VDD —	•			- vss	0.0V
No connect	DQ0 —	2		87	- DQ15	No connect
3.3V	VDDQ —	3		86	– vssq	0.0 V
No connect No connect	DQI —	4	•	85	- DQ14	No connect
O.OV	DQ2	5		84	- DQ13	No connect
No connect	VSSQ —	.6		83	- VDDQ	3.3 V
No connect	DQ3	7 8		82	- DQI2	No cannect
3.3V	DQ4	8 9		18	- DQII	Na connect
No connect	VDDQ —	•		80	- VSSQ	0.9V
No connect	DQ5	01		79	- DQ10	No connect
0.0V	DQ6	11		78	- DQ9	No esameg(
No connect	VSSQ	12		77	- VDDQ	3.3V
0.00	DQ7	13		76	- DQ8	No conseço
3.3V	DQM0	14		75	DQM1	0.0V.
No connect	NC -	· 15 16		74   73	- VSS	0.0V
3.3V	w -	17	8		- NC - NC	No connect
3.3V	CE —	<b>18</b>		72   71	- IVC - Viet	No connect 1.65 V
3.3V	RE	19	·	70	- NC	Novannect
0.0V/3.3V	s —	20		69	- CLK	0.0V
0.0V/3.3V	BAI —	21		68	- CKE	3.3V
0.0V / 3.3V	All	22		67	BAO	0.0V / 3.3V
3.3V	VDD -	23		66	- V\$\$	0.0V 7.3.3 V
0.0V/3.3V	A0 -	24		65	NC	No connect
0.0V / 3.3V	A1	25		64	- A10	0.0Y / 3.3V
0.0V / 3.3V	A2 —	26		63	- A9	0.0V / 3.3V
0.0V / 3.3V	A3 —	27		62	- A8	0.0V73.3V
0.0V / 5.4V	A4 —	28		51 -	· A7	0.0Y / 3.3Y
0.0V / 3.3V	A5 -	29		50	A6.	0.0773.37
3.3 V	VDD	30		59  -	VSS	0.07
0.07	DQM2 —	31		58	DQM3	0.0V
DONE	DQ16 -	32		57	DQ31	No councet
0.0V	vsso	33		56	VDDQ	3.5V
PASSFAIL	DQ17	34		55 -	DQ30	No connect
No connect	DQ18 —	35		54 -	DQ29	No connect
3.3V	VDDQ —	36		53	VSSQ	V0.0
No connect	DQ19	37		52 -	DQ28	No connect
No connect	DQ20 —	38		51 -	DQ27	No connect
0.0V	vssQ —	39		io	VDDQ	3.3V
No connect	DQ21	40		19	DQ26	No connect
No connect	DQ22 -	41.		18 -	DQ25	No connect
3.3Y	VDDQ -	42		17 -	VSSQ	V0.0
No connect	DQ23 —	43	- 4	16	DQ24	No connect
3.3V	VDD —	Fig 65			VSS	V0.0


	Normal Mode	BIST: Int Cik	BIST : Ex CIK (8_CLKMUX = 1)
B_CLK	LDW/	20ns Clock	Same as Ext Clk
8_IRCLK	0.5Us Clock	: Low	Law


## 258M BIST ALGO STORAGE CONFIGURATION

000000	
909331 900016	ZRUN
0000011	
000100	,
101000	,
000110 000111	PAUSE
001000	. •
100100	
001016	, ·
031031	XMARCH
331101	ADIARCH
001110	
333111	
010000	
010001 010010	·
310011-	YMARCH
010100	
010101 010110	· ·
010111	·
011000	51HST
011031	
OHOLD	
0110110	
OLLIDI	
0(1110	
OLLITE	·
100000	
(COOLO	LDIST
1100011	
feorco	$\epsilon^{!}$
700110 100101	
ICOLL	
501000	
501001	·
101010	, '
IOLIDO	PDIST
MULDI	
101110	·
IOCU11 IUGGOO	
110001	e We e
HOOLO	
110011	
110100	
110110	0.0
110111	RUNDA
111000	
111001	
111011	Wait@irow
111100	
ittidi	READITION
118110	FINIST
13111	TRIMAL


Fig 67










Timine sate	Access mode	Addrensing	Array size	'0' or '1'	Dain Pattern
TSETA TSETB	READ WRITE	DEC DEC	FULLA ROW	PATTERNO . PATTERNO	CKBD ALTERNATE
7SETC	RMW	Fig 1	COL 73		









						:_							
BA1	BAO	A11	A10	AB	AB	A7	AB	<b>A</b> 5	A4	A.3	AZ	A1	ΑĐ
invert CLK	Sub Arrey	Ownu Enstie	RIC	W-1H	ä	Pdle1	Ldist	3-dist	٥٧	Ymac	Xmar	Paces	Groes

For A0 to A3, "1" - Test of concerned anabled "0" - Test of concerned not enabled

For A4 = Overvoltage, 2 to 2 1/2 times VCC

For A5 to A10, '1' = Test of concerned enabled: '0' = Test of concerned not enabled


For BAD, "1" indicate sub array selected. "0" indicate full array test.


For BA1, '1' indicate external clock, '0' indicate interest clock."


For At1, '1' Indicate output enable, 9 Indicate output not enabled. Only meaningful after BUST is done.

Fig 78

	LAMRON	TUROMR	MON1	MON2	ENOM
B_DQ(31)	High Z	RomBit 11	8A1	BA1	BA1
B_DO(30)	High Z	PomBit 10	BAJ	BAD	BA0
B_00(29)	High Z	PicmBit 9	AODR11	ADDR11	ADDR11
B_DQ(28)	· High Z	RomBit 9	ADDR10	ADDR 10	ADDRIG
B_DO(27)	High Z	RomBit 7	ACDRB	ADOF9	PHOOP
B_DQ(28)	High Z	RomBit 6	BIST_CMP	ADDFØ	DIST_OMP ADD
B_DQ(25)	High Z	PortBit 5	B_OODD	ADOR7	B_0000 A00
8_00(24)	Hìgh Z	PonvBit 4	B_DEVEN	ADDR6	B DEVEN ADD
B_DQ(23)	High Z	RomBit 3	B_RASB	ADDRS	E_RASB ACC
B_DQ(22)	High Z	RemBit 2	B_CASE	, ADOFA	B_CASB ACC
B_DQ(21)	High Z	RomBit 1	B_WB	ADDRØ	024 BW_B
B_DQ(20)	High Z	Somelt 0	B_CLK	ADDR2	B_CLK ADD
B_DQ(19)	High Z	LCH	ADDR1	ADDR1	ADDR1
B_DQ{18}	High Z	Low	ADDRO	ADORQ	ADDRO
B_DQ(17)	PASSFAIL	High Z	High Z	High Z	High Z
B_DQ(16)	B_DONE	High Z	High Z	High Z	High Z










Fig 83